

18. (Currently amended) The method of claim 11, wherein the semiconductor channel region comprises a material selected from the group consisting of CuSCN, TiO<sub>2</sub>, PbS, ZnO and another compound semiconductor.

Claim 19, line 2: cancel "(4)";

claim 20, line 2: cancel "(4)";

claim 21, line 2 cancel "(4)";


Amend claim 22 as follows:

22. (Currently amended) The method of claim 11, wherein the source and drain regions comprise a material selected from the group consisting of Au, Ag, Cu, Ni and Al.

**Remarks,**

None of the changes set forth above result in an addition of new matter to Applicants' original disclosure.

Respectfully submitted,



Karl Hormann  
Registration No.: 26,470

Area Code 617-491-8867

**80/568230**  
**IAP20 Rec'd PCT/PTO 11 FEB 2006**

**IN THE UNITED STATES PATENT & TRADEMARK OFFICE**

International Application No.: PCT/DE2004/001838

International Filing Date: 16 August 2004

By: Chen et al.

For: Vertical Nano-Transistor, Method of Its  
Fabrication and Memory Arrangement

**English Translation of Specification, Claims and Abstract  
Including the Preliminary Amendment  
with Amendatory Marks**

5      Vertical Nano-Transistor, Method of Its Fabrication, and Memory Assembly

Specification BACKGROUND OF THE INVENTION.

1. Field of the Invention.

10            The invention relates to a vertical nano-transistor. A method of its fabrication and a memory assembly.

2. The Prior Art.

15            German laid-open patent specification DE-OS 101 42 913 describes a transistor arrangement resisting mechanical stresses by bending, shearing or stretching in which semiconductor material is vertically introduced into micro-holes of a film composite consisting of plastic films with an intermediate metal layer. The semiconductor material is provided with metallic contacts at the  
20            upper and lower surfaces of the film composite. However, the application of a metal layer on a plastic film is no easy matter; moreover, the method of fabricating such a vertical transistor arrangement includes a plurality of individual method steps.

25            The fabrication of the vertical nano-transistor described by US 2002/0001905 is also complex and complicated, since initially a source region is applied to an expensive semiconductor substrate which is not flexible onto which an insulating layer is applied. Holes in the nm-range are provided in the insulating layer ( $\text{Al}_2\text{O}_3$  or Si), and vertically aligned carbon nano-tubes are  
30            inserted into these holes. The gate region is arranged above the insulating layer around the carbon nano-tubes and is filled with a non-conductive

material up to the upper cover surface of the nano-tubes. Forming the gate region around the nano-tubes and maintaining identical diameters of these nano-tubes during filling has been proven to be very difficult. The result may be vertical transistor arrangements which because of the different diameters of the relevant nano-tubes are of different characteristics.

#### OBJECT OF THE INVENTION.

It is, therefore, an object of the invention to provide a vertical nano-transistor of good resistance against mechanical stresses and the fabrication of which is of lower complexity than what has hitherto been known in the prior art. A method of fabrication and a memory assembly are to be provided as well.

#### SUMMARY OF THE INVENTION.

In accordance with the invention, the object is accomplished by the provision of a vertical nano-transistor having a source region, a drain region, a gate region and a semiconductor channel region between the source region and the drain region, the gate region being formed by a metal film into which the transistor is embedded such that the gate region and the semiconductor channel region form a coaxial structure, the source region, the semiconductor channel region and the drain region being arranged in a vertical direction and the gate region being electrically insulated from the source region, the drain region and the semiconductor channel region.

In the system in accordance with the invention, the gate region is formed by an extremely thin metal film. The extremely difficult application of a metal layer onto a plastic film is avoided; also, unlike in the mentioned arrangement, the individual films need not be assembled into a composite film. The density of the holes formed in the metal film for providing the

coaxial structures is very high.

Embodiments of the invention provide for cylindrically structuring the semiconductor channel region. The diameter of the semiconductor channel region amounts to from several ten to several hundred nanometers. The material of the semiconductor channel region is CuSCN or TiO<sub>2</sub> or PbS or ZnO or another compound semiconductor.

The thickness of the metal film forming the vertical gate region amounts to less than 100 µm, preferably 5 to 20 µm. Compared to plastic film, the height of the metal film is more uniform which, given the small thickness, ensures that the inserted holes do indeed penetrate through the film. Moreover, as a result of the very thin metal film the system according to the invention is highly resistant against mechanical stresses.

In another embodiment the thickness of the electrical insulation in the channel region amounts to several to several hundred nanometers. The thickness of the insulation layer at the upper and lower surfaces of the metal film amounts to several micrometers. The insulation layer may be applied by known processes of thin-film technology.

The material of the source and for the drain regions is Au or Ag or Cu or Ni or Al. The source and drain region may be structured as dots.

The system in accordance with the invention also includes a memory arrangement in which a plurality of vertical nano-transistors of the characteristics described in claim 1 are arranged adjacent each other on the metal film.

The method in accordance with the invention for fabricating vertical nano-transistors in accordance with claim 1 includes at least the following

method steps: Forming holes in a thin metal film constituting the gate region of the transistor for providing the channel region, applying insulation material to the walls of the holes, applying insulation material on the upper and lower surface of the metal film, inserting semi-conductor material into the insulated  
5 holes for forming the semi-conductor channel region, applying contacts for forming the source and drain regions.

Embodiments of the method in accordance with the invention provide for the formation of the holes in the metal foil by focused ion beams or by  
10 laser beams.

The insulation material is applied by thin-film technology or by vacuum filtration of a polymeric solution onto the wall of the holes and onto the upper and lower surface of the metal film.

15 In other embodiments of the invention the semi-conductor material which may be CuSCN or  $\text{TiO}_2$  or PbS or ZnO or another compound semi-conductor is introduced into the holes of the metal foil by electro-chemical bath precipitation or chemical deposition or by the ILGAR process.

20 The fabrication method of the vertical nano-transistor arrangement in accordance with the invention is simple and adapts to the known thin-film technologies. As a result of the arrangement in accordance with the invention the fabrication method is no longer limited to predetermined temperatures.

25

#### DESCRIPTION OF THE DRAWING.

~~The invention will be explained in greater detail with reference to a drawing.~~ The novel features which are considered to be characteristic of  
30 the invention are set forth with particularity in the appended claims. The invention itself, however, in respect of its structure, construction and lay-out,

as well as manufacturing techniques, together with other objects and advantages thereof, will be best understood from the following description when read with reference to the drawing.

- 5           The drawing depicts the fabrication steps of vertical nano-transistors in accordance with the invention which are embedded in a metal film.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT.

- 10           Initially holes 4 of a diameter of 200 nm are formed in an Al or Cu film of 30  $\mu\text{m}$  thickness by laser irradiation. Thereafter, an insulation layer 2 of organic material, e.g.  $\text{Al}_2\text{O}_3$ , ZnS,  $\text{SiO}_2$  or inorganic material e.g. polystyrene by vacuum filtration of a polymer solution, is applied to the wall of the holes 4. The thickness of this layer 2 is 50 nm. Thereafter, an insulation layer 2 of a  
15 thickness of several micrometers is also applied to the upper and lower surface of the metal film 1 by known thin-film technologies. Following this, the insulated holes 4 in the metal film 1 are filled with CuSCN. This concludes the formation of a semi-conductor channel region 3 of a diameter of 100 nm. As a final step, metallic contacts are applied as drain D and source S  
20 contacts.

25

30

**Patent Claims What is claimed is:**

1. (Canceled) A vertical nano-transistor  
with a source region {S},  
5 with a drain region {D},  
with a gate region {G} and  
with a semiconductor channel region {3} between the source region {S} and  
the drain region {D},  
the gate region {G} being formed by a metal film {4} in which the transistor is  
10 embedded such that the gate region {G} and the semiconductor channel  
region {3} form a coaxial structure and the source region {S}, the  
semiconductor channel region {3} and the drain region {D} are arranged in a  
vertical direction and  
the gate region {G} is provided with an electrical insulation {2} against the  
15 source region {S}, the drain region {D} and the semiconductor channel region  
{3}.
2. (Currently amended) The transistor of claim 4 23,  
in which the semiconductor channel region {3} is structured cylindrically.  
20
3. (Currently amended) The transistor of claim 4 23,  
in which the thickness of the metal film {4} forming the vertical gate region {G}  
is less than 100  $\mu\text{m}$ , preferably 5 to 20  $\mu\text{m}$ .
- 25 4. (Currently amended) The transistor of claim 4 23,  
in which the diameter of the semiconductor channel region {3} is several ten  
to several hundred nanometers.
5. (Currently amended) The transistor of claim 4 23,  
30 in which the thickness of the electrical insulation {2} between the gate region  
{G} and the semiconductor channel {3} is several ten to several hundred



nanometers.

6. (Currently amended) The transistor of claim 4 23,  
in which the thickness of the insulation layer (2) on the upper and lower  
5 surface of the metal film (4) is several micrometers.

7. (Currently amended) The transistor of claim 4 23,  
wherein the semiconductor channel comprises a material selected from the  
group consisting of the semiconductor channel (3) is CuSCN<sub>x</sub> or TiO<sub>2x</sub> or PbS<sub>x</sub>  
10 or ZnO or and another compound semiconductor.

8. (Currently amended) The transistor of claim 4 23,  
wherein the ~~material for the~~ source (S) and the drain (D) region comprises a  
material selected from the group consisting of is Au<sub>x</sub> or Ag<sub>x</sub> or Cu<sub>x</sub> or Ni or and  
15 Al.

9. (Currently amended) The transistor of claim 4 23,  
wherein the source (S) and the drain (D) region are structured as dots.

20 10. (Currently amended) A memory arrangement, comprising:  
a metal film;  
~~in which~~ a plurality of vertical nano-transistors according to claim 23 is  
arranged ~~according to at least one of the preceding claims~~ adjacent each  
other in a the metal film.

25

11. (Currently amended) A method of fabricating vertical nano-transistors  
according to claim 1, including at least the following method steps

- forming holes (4) in a thin metal film (4) constituting the gate region (G)  
of the transistor, for forming the channel region (3),
- 30 - applying insulation material to the walls of the holes (4),
- applying insulation material to the upper and lower surface of the metal

film (4),

- applying semiconductor material in the insulated holes (4) for forming the semiconductor channel region (3),
- applying contacts for forming the source (S) and drain (D) regions.

5

12. (Currently amended) The method of claim 11,  
wherein the holes (4) in the metal film (1) are formed by focused ion beams.

13. (Currently amended) The method of claim 11,  
10 wherein the holes (4) in the metal film (1) are formed by a laser beam.

14. (Currently amended) The method of claim 11,  
wherein the insulation material is applied to the upper and lower surface of  
the metal film (1) by thin-film technology.

15

15. (Currently amended) The method of claim 11,  
wherein the insulation material is applied to the wall of the holes (4) and to the  
upper and lower surface of the metal film (1) by vacuum filtration of a polymer  
solution.

20

16. (Currently amended) The method of claim 11,  
wherein the insulation material is applied to the wall of the holes (4) and to the  
upper and lower surface of the metal foil (1) by electro-chemical deposition.

25 17. (Currently amended) The method of claim 11,  
wherein the insulation material is applied to the wall of the holes (4) and to the  
upper and lower surface of the metal foil (1) by chemical deposition.

18. (Currently amended) The method of claim 11,  
30 wherein the semiconductor channel region comprises a material used for the  
semiconductor channel region (3) is selected from the group consisting of

CuSCN<sub>1</sub> or TiO<sub>2,1</sub> or PbS<sub>1</sub> or ZnO or and another compound semiconductor.

19. (Currently amended) The method of claim 11,  
wherein the semiconductor material is introduced into the insulated holes (4)  
5 by electro-chemical bath precipitation.

20. (Currently amended) The method of claim 11,  
wherein the semiconductor material is introduced into the insulated holes (4)  
by chemical deposition.

10 21. (Currently amended) The method of claim 11,  
wherein the semiconductor material is introduced into the insulated holes (4)  
by the ILGAR process.

15 22. (Currently amended) The method of claim 11,  
wherein the source and drain regions comprise a material used for the source  
~~and drain region~~ is selected from the group consisting of Au<sub>1</sub> or Ag<sub>1</sub> or Cu<sub>1</sub> or  
Ni or and Al.

20 Add the following new claim:

23. (New) A vertical nano-transistor, comprising:  
a source region;  
a drain region;  
a semiconductor channel region intermediate the source region and  
25 the drain region;  
a gate region comprising a metal film, the transistor being embedded in  
the metal film such that the gate region and the semiconductor channel  
region form a coaxial structure and the source region, the semiconductor  
channel region and the drain region being vertically arranged; and  
30 the gate region being electrically insulated from the source region, the  
drain region and the semiconductor channel region.

~~Abstract~~ ABSTRACT OF THE DISCLOSURE.

~~The aim of the invention is to provide a vertical nano-transistor which withstands stresses and is less complex than prior art nano-transistors. For this purpose, the invention provides a~~ A vertical nano-transistor which comprises having a source region, a drain region, a gate region and a semiconductor channel region between the source region and the drain region. ~~The inventive transistor is characterized in that, the gate region is being constituted by a metal film into which the transistor is embedded in such a manner that the gate region and the semiconductor channel region form a coaxial structure, and the source region, the semiconductor channel region and the drain region are being disposed vertically, and the gate region is being electrically insulated from the source region, the drain region and the semiconductor channel region. The invention also relates to a method of producing the inventive transistor and a memory assembly.~~

1/1




Fig.